Skip to main content

Amplitude Modulation signal using MATLAB

                                                                     THEORY

In amplitude modulation, the amplitude (signal strength) of the carrier wave is varied in proportion to that of the message signal, such as an audio signal. Modulation is the process of converting data into electrical signals optimized for transmission.

                                                                 MATLAB Code:

fm = 1000;

fc =100*10^6;

Mp = 1;

Mu=1.5;

Ac = Mp/Mu;


Tm = 1/fm;

Tc = 1/fc;


t = 0:Tm/999:6*Tm;

%message signal plot

modulating_signal = Mp*sin(2*pi*fm*t);

subplot(3,1,1)

plot(t, modulating_signal);

grid on;

title('modulating signal');

xlabel=('time(sec)');

ylabel=('voltage(V)');


%carrier signal plot

carrier_signal = Ac*sin(2*pi*fc*t);

subplot(3,1,2)

plot(t, carrier_signal);

grid on;

title('Carrier Signal');

xlabel=('time(sec)');

ylabel=('voltage(V)');


%modulated signal plot

Y= (modulating_signal+Ac).*sin(2*pi*fc*t);

subplot(3,1,3)

plot(t,Y);

grid on;

title('Amplitude modulated signal');

xlabel=('time(sec)');

ylabel=('voltage(V)');


Conclusion:

On increasing value of Mu, Signal distorts and baseband signal is not received in envelope.


Comments

Popular posts from this blog

MATLAB code for phase modulation

  Theory Phase modulation is a modulation pattern for conditioning communication signals for transmission.  In phase modulation carrier signal phase changes w.r.t message signal.                                                                                        MATLAB Code fm = 1000; fc =10*10^3; Am = 1; K=2*pi*5; Ac = 1; Tm = 1/fm; Tc = 1/fc; t = 0:Tm/999:2*Tm; %message signal plot modulating_signal = Am*sin(2*pi*fm*t); subplot(2,1,1); plot(t, modulating_signal); grid on; title('message signal'); xlabel('time'); ylabel('amplitude') %phase modulation signal plot with Am=5 y1=Ac*cos(2*pi*fc*t+K*modulating_signal); subplot(2,1,2); plot(t,y1); grid on; title('phase Modulated signal'); xlabel('time'); ylabel('amplitude') ...

Designing a 8X1 MUX using logic gates in Verilog. Verilog code and test bench.

Circuit Diagram Verilog Code module MUX_8x1 ( output Y, input A,B,EN, input [2:0] SEL); assign Y=EN&((A&B)&(~SEL[0]&~SEL[1]&~SEL[2])|(A|B)&(~SEL[0]&~SEL[1]&SEL[2])|(~A)&(~SEL[0]&SEL[1]&~SEL[2])|(~B)&(~SEL[0]&SEL[1]&SEL[2])|(~(A&B))&(SEL[0]&~SEL[1]&~SEL[2])|~(A|B)&(SEL[0]&~SEL[1]&SEL[2])|(~A&B|A&~B)&(SEL[0]&SEL[1]&~SEL[2])|(A&B|~A&~B)&(SEL[0]&SEL[1]&SEL[2])); endmodule                                                                     Test bench `timescale 1ns / 1ps module MUX_8x1_tb; // Inputs reg A; reg B; reg EN; reg [2:0] SEL; // Outputs wire Y; MUX_8x1 uut ( .A(A),  .B(B),  .EN(EN),  .SEL(SEL),  .Y(Y) ); initial begin // Initialize In...
My Countdown   Trouble of oscillating neutral is to  provide each  of the  transformers  with a third or ...  system  can continue to operate in  open - delta  or in  V  −  V  although with reduced available capacity. ...  connected balanced load  at 0.8  power factor   lagging . ... A  load  of 1000  kVA  at  0.866 p.f. lagging  is  supplied  by  two 3 phase  transform-.